testbench works
This commit is contained in:
parent
968acd4e3a
commit
4c4d62554f
@ -28,7 +28,14 @@ architecture tb of control_unit_tb is
|
||||
|
||||
begin
|
||||
|
||||
clock <= not clock after cycle / 2;
|
||||
clock_proc: process
|
||||
begin
|
||||
for i in 0 to 50 loop
|
||||
wait for cycle / 2;
|
||||
clock <= not clock;
|
||||
end loop;
|
||||
wait;
|
||||
end process clock_proc;
|
||||
|
||||
control_unit_inst: entity work.control_unit
|
||||
port map(
|
||||
@ -47,6 +54,8 @@ begin
|
||||
control_input.address <= x"F0F0F0F0";
|
||||
control_input.seq_mem_access_count <= "00000111";
|
||||
word_counter := 3;
|
||||
wait for cycle;
|
||||
current_driver <= "010";
|
||||
|
||||
report "entering loop with word_counter" & integer'image(word_counter);
|
||||
for_loop: for i in word_counter - 1 downto 0 loop
|
||||
|
||||
Loading…
x
Reference in New Issue
Block a user